

# **An InP HEMT MMIC LNA with 7.2 dB gain at 190 GHz**

R. Lai, M. Barsky, T. Huang<sup>(1)</sup>, M. Sholley, H. Wang<sup>(2)</sup>, Y. L. Kok, D. C. Streit,  
T. Block & P. H. Liu

TRW Electronic Space & Technology Division, One Space Park, Redondo Beach, CA, 90277

T. Gaier and L. Samoska

Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA, 91109

## **ABSTRACT**

We present the highest frequency performance of any solid state MMIC amplifier. A two-stage 80 nm gate length InGaAs/InAlAs/InP **HEMT MMIC** balanced amplifier has a measured on-wafer peak gain of 7.2 dB at 190 GHz and greater than 5 dB gain from 170 - 194 GHz. The circuit was fabricated using a pseudomorphic 20 nm  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  channel HEMT structure grown on a 3" InP substrate by MBE. Based on the measured circuit results, the intrinsic exhibits an  $F_{\text{max}}$  greater than 400 GHz.

-----  
This work was supported from JPL contract #960791 and is published with their permission

<sup>(2)</sup> T. Huang is currently with Lucent Technologies

<sup>(2)</sup> H. Wang is currently with Dept. of Electrical Engineering, National Taiwan University, Taiwan

## **INTRODUCTION**

In(x)Ga(1-x)As/InAlAs/InP High Electron Mobility Transistors (InP HEMTs) have demonstrated the highest extrapolated cutoff frequency ( $f_T$ ) and maximum oscillation frequency ( $F_{max}$ ) for a three terminal device. Cutoff frequencies have been reported in excess of 300 GHz and  $F_{max}$  values have been extrapolated as high as 600 GHz[1-3], however devices with high  $f_T$  and  $F_{max}$  extrapolated from low frequency measurements have not directly resulted in demonstrated MMIC amplifiers with gain at frequencies greater than 140 GHz. Recently, we have reported a 3-stage InP HEMT monolithic millimeter-wave integrated circuit low noise amplifier (MMIC LNA) that demonstrated 12.5 dB gain at 155 GHz[4]. In this paper, we present the first demonstrated 2-stage 190 GHz MMIC LNA that has a measured peak gain of 7.2 dB at 190 GHz. These results demonstrate that high performance InP HEMT amplifiers at 180-200 GHz for atmospheric sensing applications and future advanced communication systems can now be realized.

## **PROCESS DESCRIPTION and DEVICE RESULTS**

The MBE grown InGaAs/InAlAs/InP HEMT structure (Figure 1(a)) was designed with a wide 20 nm 65% Indium composition InGaAs channel on a 3" InP substrate. The space layer thickness and silicon doping were designed proportionally to accommodate sub 100 nm gate length devices and avoid potential short channel effects. The wafers were fabricated using our 3" InP HEMT MMIC production process[5] with a gate length of 80 nm and 750Å silicon nitride passivation. The wafers were thinned to 50  $\mu$ m substrate thickness and through substrate via holes were wet-etched to provide grounding to the back metal plane. A 50  $\mu$ m substrate thickness is used to prevent moding effects on the microstrip transmission lines in the 180-200 GHz frequency range. Also, the 50  $\mu$ m substrate allows the front-side source via pad to be reduced to 80  $\mu$ m diameter which lowers the source inductance by greater than 25% compared to the same via on a 75  $\mu$ m thick substrate.

Figure 1(b) shows a typical d.c. IV curve of the 80 nm InP HEMT, which exhibits excellent pinchoff characteristics and relatively low device output conductance ( $G_{ds}$ ). These devices also exhibited an  $f_T$  in excess of 250 GHz, a peak transconductance ( $G_{mp}$ ) at 1V greater than 1000 mS/mm and a two-

terminal reverse breakdown greater than 2V. The 80 nm gate length HEMT devices exhibited greater than 95% yield for the fabricated wafers.

### **MMIC DESIGN DESCRIPTION AND RESULTS**

A photograph of the 2-stage 190 GHz LNA is shown in Figure 2. This amplifier is a two-stage balanced design with a pair of 2 finger 30  $\mu\text{m}$  devices in each stage. The size of the chip is 2.4 mm x 1.7 mm. The small signal device model for this design was scaled based on estimated effects of gate length reduction on gate to source capacitance ( $C_{gs}$ ) and gate to drain capacitance ( $C_{dg}$ ), source inductance via ( $L_s$ ), and gate resistance ( $R_g$ ). No changes were made to  $G_{mp}$  and  $G_{ds}$  as the thinner spacer and lower doping were designed to avoid short channel effects. The bias networks employed radial stubs for r.f. bypass and low frequency stability R-C networks were added after the radial stubs. The passive elements were carefully analyzed by Sonnet EM analysis software, which is extremely crucial for these ultra-high frequency designs. This device model was validated by the first pass success of the circuit design and no oscillations were detected in either the subsequent d.c. or r.f. measurements.

The chip was tested on-wafer across a 140-220 GHz bandwidth[6]. Initial correlation and verification of the on-wafer test set with fixtured amplifier data was established on another 180 GHz MMIC chip fabricated on this same wafer run[7]. The 2-stage amplifier exhibits a peak gain of 7.2 dB at 190 GHz and demonstrates greater than 5 dB gain from 170-194 GHz with a very low d.c. power consumption of 35 mW ( $V_d = 1.4\text{V}$  and  $I_d = 25\text{ mA}$ ) as shown in Figure 3. The measured peak gain of the amplifier matches the simulated gain, although the frequency response was shifted slightly higher by 5%.

### **DISCUSSION**

Table 1 shows a table of TRW's state-of-art InP HEMT MMIC amplifiers operating between 94-190 GHz. The new 190 GHz amplifier exhibited 7.2 dB gain or 3.6 dB gain per stage. The design included 4 sets of Lange couplers which contribute at least 0.5 dB of loss per coupler. After accounting for circuit losses, via source inductance and gain mismatch, we estimate that the intrinsic InP HEMT in this circuit has a maximum available gain in excess of 6 dB per stage at 190 GHz, and an  $F_{max}$  in excess of 400 GHz. We project that a 2-stage 220 GHz amplifier built on this process will exhibit greater than 6 dB gain.

Devices with a 2 finger gate design with the same circuit topology resulted in as much as a 2.5 dB higher gain per stage than a 4 finger device. The difference in the performance is due to lower device capacitance values,  $C_{dg}$  and  $C_{gs}$  in the 2 finger device. The device capacitances are composed of an intrinsic and extrinsic component, where the extrinsic component is a function of the number of fingers and is lower for the 2-finger device. The 2-finger device exhibits only 7.26 fF  $C_{dg}$  and 24 fF  $C_{gs}$  while the 4-finger device has 9.66 fF  $C_{dg}$  and 26 fF  $C_{gs}$ .

### **CONCLUSION**

We have described the development of the first 2-stage InP HEMT MMIC LNA operating at 190 GHz with a peak gain of 7.2 dB. This is the highest frequency 3-terminal amplifier demonstrated to date. Based on the results achieved here, we project that MMIC LNAs operating at 220 GHz with 3 dB gain per stage are achievable with InP HEMT technology in the near future.

### **ACKNOWLEDGMENTS**


The authors would like to acknowledge Liem Tran, Rosie Dia, Danny Li and the other people supporting the wafer fabrication of these amplifiers and Ron Grundbacher, Vladimir Medvedev, Matt Nishimoto and Y.C. Chen for technical support. We would like to acknowledge Barry Allen, Sandy Weinreb, Imran Medhi and Roger Davidheiser for the advice and guidance for this work. The results published in this paper supported by JPL contract #960791 with permission. Portions of this work were conducted at the Jet Propulsion Laboratory, California Institute of Technology under a contract with the National Aeronautics and Space Administration.

## **BIBLIOGRAPHY**


- [1] M. Wojtowicz et. al., "305 GHz fT Using 0.1 $\mu$ m Gate-Length Graded Channel Pseudomorphic In<sub>x</sub>Ga<sub>1-x</sub>As/In<sub>0.52</sub>Al<sub>0.48</sub>As HEMTs", IEEE Electron Device Letters, Vol. 15, no. 11, p. 477, 1994.
- [2] L. D. Nguyen et. al. "650Å self-aligned gate pseudomorphic Al<sub>0.48</sub>In<sub>0.52</sub>AsGa<sub>0.2</sub>In<sub>0.8</sub>As High Electron Mobility Transistors," IEEE Electron Device Letters, Vol. 13, No. 3, p. 143, 1993.
- [3] P. M. Smith et. al., "W-band High Efficiency InP-based Power HEMT with 600 GHz F<sub>max</sub>" IEEE Microwave and Guided Wave Lett., Vol. 5, No. 7, July 1995, pp. 230-232.
- [4] R. Lai et. al, "D-band MMIC LNAs with 12 dB Gain at 155 GHz Fabricated on a High Yield InP HEMT MMIC Production Process, Proc. 1997 InP Related Materials Conference, Hyannis, MA, p. 241.
- [5] H. Wang et. al., "Fully passivated W-band InGaAs/InAlAs/InP monolithic low noise amplifiers", IEE Proceedings Microwave, Antennas and Propagation, Vol. 143, No. 5, Oct. 1996.
- [6] T. Gaier et. al., "On-wafer Measurement System up to 220 GHz", to be submitted to IEEE Microwave Guided Letters.
- [7] S. Weinreb et. al., "High-Gain 150-180 GHz MMIC Amplifier with Integral Waveguide Transitions", submitted IEEE Microwave Guided Letters.

## **FIGURE CAPTIONS**

- Figure 1(a)      Cross Sectional Layers of 0.08  $\mu\text{m}$  In(0.65)Ga(0.35)As/InAlAs/InP HEMT Device Grown by Molecular Beam Epitaxy
- Figure 1(b)      D.C. IV curve of 0.08  $\mu\text{m}$  In(0.65)Ga(0.35)As/InAlAs/InP HEMT device demonstrating high transconductance, low output conductance and good pinchoff characteristics
- Figure 2.          Photograph of fabricated 2-stage InP HEMT MMIC LNA
- Figure 3.          On-wafer measured Gain vs. Frequency for 2-stage 190 GHz InP HEMT MMIC LNA (Bias at  $V_d = 1.4\text{V}$ , 25 mA)
- Table 1.          State-of-art TRW InP HEMT MMIC High Frequency LNAs





**(a)**



**(b)**







<b>Freq. (GHz)</b>	<b>LNA Description</b>	<b>NF (dB)</b>	<b>Gain (dB)</b>	<b>D.C. Power (mW)</b>
94	3-stage LNA	2.9	18	21
118	3-stage LNA	to be measured	18	47
140	2-stage LNA	5.8	9	21
155	3-stage LNA	5.1	10	35
190	2-stage LNA	to be measured	7.2	35
220*	2-stage LNA		6.0*	

**\*projected data**